Popular repositories Loading

1. vtr-verilog-to-routing vtr-verilog-to-routing Public

   Forked from verilog-to-routing/vtr-verilog-to-routing

   Verilog to Routing -- Open Source CAD Flow for FPGA Research

   C++

2. yosys yosys Public

   Forked from YosysHQ/yosys

   Yosys Open SYnthesis Suite

   C++

3. scalehls scalehls Public

   Forked from UIUC-ChenLab/scalehls

   Scalable High-Level Synthesis through MLIR

   MLIR

4. OpenROAD OpenROAD Public

   Forked from The-OpenROAD-Project/OpenROAD

   OpenROAD's unified application implementing an RTL-to-GDS Flow

   Verilog

5. OpenLane OpenLane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

   Verilog

6. OpenROAD-flow-scripts OpenROAD-flow-scripts Public

   Forked from The-OpenROAD-Project/OpenROAD-flow-scripts

   Verilog