Skip to content
View sumanthnimmakayala's full-sized avatar

Block or report sumanthnimmakayala

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 16-bit-Kogge-Stone-Adder-IC-Design 16-bit-Kogge-Stone-Adder-IC-Design Public

    Verilog 1

  2. 16-bit-Han-Carlson-Adder-IC-Design 16-bit-Han-Carlson-Adder-IC-Design Public

    Verilog 1 1

  3. pro_row_idct_folded pro_row_idct_folded Public

    Verilog 1

  4. OpenLane OpenLane Public

    Forked from efabless/OpenLane

    This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components i…

    Verilog

  5. 16-bit-Brent-Kung-Adder-IC-Design 16-bit-Brent-Kung-Adder-IC-Design Public

    IC design of BKA

    Verilog

  6. 16-bit-Ladner-Fischer-Adder-IC-Design 16-bit-Ladner-Fischer-Adder-IC-Design Public

    Verilog