Popular repositories Loading

1. single-cycle-processor single-cycle-processor Public

   Single cycle processor code in Verilog

   Verilog 1

2. 16-stage-FIFO 16-stage-FIFO Public

   Verilog code for 16-stage FIFO memory

   Verilog

3. AStarPathfinder AStarPathfinder Public

   Pathfinder to detect best path in a grid using A* algorithm

   JavaScript

4. Social_network Social_network Public

   PHP 1

5. OpenLane OpenLane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

   Verilog