add test case

rahiCICD · Aug 4, 2023 · c7ea51e · c7ea51e
1 parent 12f3380
commit c7ea51e
Show file tree

Hide file tree

Showing 2 changed files with 19 additions and 1 deletion.
diff --git a/core/src/main/scala/chisel3/internal/Builder.scala b/core/src/main/scala/chisel3/internal/Builder.scala
@@ -772,7 +772,6 @@ private[chisel3] object Builder extends LazyLogging {
       product.productIterator.zip(product.productElementNames).foreach {
         case (elt, fullName) =>
           val name = fullName.stripPrefix("_")
-          // tuple field names are 1-based (_1, _2, _3, ...)
           nameRecursively(s"${prefix}_${name}", elt, namer)
       }
     case _ => // Do nothing

diff --git a/src/test/scala/chiselTests/naming/NamePluginSpec.scala b/src/test/scala/chiselTests/naming/NamePluginSpec.scala
@@ -418,4 +418,23 @@ class NamePluginSpec extends ChiselFlatSpec with Utils {
       Select.wires(top).map(_.instanceName) should be(List("x_1", "x_2"))
     }
   }
+
+  "tuple assignment" should "name IOs and registers" in {
+    class Test extends Module {
+      def myFunc(): (UInt, String) = {
+        val out = IO(Output(UInt(3.W)))
+        val in = IO(Input(UInt(3.W)))
+        out := Mux(in(0), RegNext(in + 2.U), in << 3)
+        (out, "Hi!")
+      }
+
+      val foo = myFunc()
+    }
+
+    aspectTest(() => new Test) { top: Test =>
+      Select.ios(top).map(_.instanceName) should be(List("clock", "reset", "foo_1", "foo_in"))
+      Select.registers(top).map(_.instanceName) should be(List("foo_out_REG"))
+      Select.wires(top).map(_.instanceName) should be(List())
+    }
+  }
 }