Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

PyPi #28

Merged
merged 5 commits into from
Dec 13, 2024
Merged

PyPi #28

Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Update setup.cfg
  • Loading branch information
mrazekv authored Dec 13, 2024
commit a6060fa2a80a72ad7cabb5cb2be61d337437e1cc
4 changes: 2 additions & 2 deletions setup.cfg
Original file line number Diff line number Diff line change
@@ -1,10 +1,9 @@
[metadata]
name = ariths_gen
description = Arithmetic circuits generator to Verilog, BLIF, C etc.
version = attr: ariths_gen.VERSION
long_description = file: README.md
long_description_content_type = text/markdown


license = MIT
author = Jan Klhufek, Vojtech Mrazek
author_email = iklhufek@fit.vutbr.cz
Expand All @@ -17,3 +16,4 @@ project_urls =

[options]
packages = find:
python_requires = >=3.8
Loading