multi driver issue in s_csamul_*.v

Hi,

I found that 24 generated signed csamul circuits (in generated_circuits/verilog_circuits/hier/s_csamul_*.v) has multi driver issue.

for example, 

https://github.com/ehw-fit/ariths-gen/blob/cf747918bffabe9427dca222931210e42492e002/generated_circuits/verilog_circuits/hier/s_csamul_cla12.v#L733-L734



Provide feedback

Saved searches

Use saved searches to filter your results more quickly

multi driver issue in s_csamul_*.v #23

Metadata

Assignees

Labels

Type

Projects

Milestone

Relationships

Development

	nand_gate nand_gate_s_csamul_cla12_nand11_1(.a(a[11]), .b(b[1]), .out(s_csamul_cla12_nand11_1));
	ha ha_s_csamul_cla12_ha11_1_out(.a(s_csamul_cla12_nand11_1[0]), .b(1'b1), .ha_xor0(s_csamul_cla12_ha11_1_xor0), .ha_and0(s_csamul_cla12_nand11_1));