Skip to content

Issues: StanfordVLSI/dragonphy2

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

35 Open 68 Closed
35 Open 68 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Delete unused buildkite pipeline/webhook
#178 opened Apr 9, 2024 by steveri
Fix adc_thresh - incorrect threshold bitwidth :(
#177 opened Dec 28, 2022 by zamyers
Add adaptive FFE center tap with sacrificial FFE/ FFE estimation with logic
#176 opened Dec 28, 2022 by zamyers
@zamyers
Rewrite JTAG in Kratos
#175 opened Dec 27, 2022 by zamyers
Each PI has its own CDR
#174 opened Dec 26, 2022 by zamyers
@CansWang
Add AXI interface
#173 opened Dec 26, 2022 by zamyers
Fix reset logic
#172 opened Dec 25, 2022 by zamyers
@zamyers
Implement real dependency caching
#171 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
1
Decide how the ADC/ PI should be handled
#170 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
Create MM CDR test with frequency difference between TX and RX
#169 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
Automate sampling switch alignment
#168 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
Verify how the max_sel_mux works
#167 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
Create diff channel block for testbench that uses measured channel models
#166 opened Dec 25, 2022 by zamyers
@zamyers @CansWang
Running Tests link from main StanfordVLSI/DragonPHY2 page
#163 opened Jul 29, 2021 by jwrsg
Update code coverage metric
#162 opened Feb 23, 2021 by sgherbst
Dragonphy ports should all be at top level for proper black boxing.
#160 opened Jan 5, 2021 by steveri
@steveri @alexcarsello
@mahorowitz @zamyers @sjkim85
1
cascaded div_b2 in tx_top might fail to operate correctly, asynchronous rst was used.
#145 opened Oct 30, 2020 by CansWang
@CansWang
DRC issue related to unused port of ACORE
#102 opened May 28, 2020 by sjkim85
@sjkim85
1
Add system-level test of SRAM memory interface
#68 opened May 5, 2020 by sgherbst
@standanley
1
Update model parameters for V2T behavioral model
#65 opened May 2, 2020 by sgherbst
@sjkim85
1
Set PI control codes in tests through normal JTAG debug signals
#64 opened May 2, 2020 by sgherbst
@standanley
1
Check that en_v2t has a synchronizer
#18 opened Apr 30, 2020 by sgherbst
@sjkim85
Review initial state of pi_ctl_cdr
#17 opened Apr 30, 2020 by sgherbst
@zamyers
2
Adding tests for new features of analog_core
#57 opened Apr 17, 2020 by sjkim85
@sjkim85
Get TDC_DELAY test working
#52 opened Apr 13, 2020 by sgherbst
@sgherbst
ProTip! Exclude everything labeled bug with -label:bug.