Popular repositories Loading

1. Adder_piplining Adder_piplining Public

   Verilog

2. OpenLane OpenLane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

   Verilog

3. Open_Source_COPHEE Open_Source_COPHEE Public

   Verilog

4. OpenFPGA OpenFPGA Public

   Forked from lnis-uofu/OpenFPGA

   An Open-source FPGA IP Generator

   Verilog

5. SOFA SOFA Public

   Forked from sofa-framework/sofa

   Real-time multi-physics simulation with an emphasis on medical simulation.

   C++

6. AHB-to-APB-Bridge AHB-to-APB-Bridge Public

   Forked from prajwalgekkouga/AHB-to-APB-Bridge

   The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equ…

   Verilog