- New delhi
- @BalakrishnaEpp2
Popular repositories Loading
-
4-bit_Flash_ADC
4-bit_Flash_ADC PublicThis repository presents the design of 4-bit_Flash_ADC implemented using eSim open source EDA tool.
-
-
dvsd_wt8216m
dvsd_wt8216m PublicForked from Ikarthikmb/dvsd_wt8216m
IP layout design of a 8-bit Wallace tree Multiplier
Verilog
-
OpenLane
OpenLane PublicForked from The-OpenROAD-Project/OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Verilog
-
-
dvsd_4bit_binary_counter
dvsd_4bit_binary_counter PublicAbout This project produced a clean GDS - Final Layout with all details that are used to print photomasks used in the fabrication of a behavioral RTL of an 4bit Binary Counter, using SkyWater 130 n…
Verilog
If the problem persists, check the GitHub status page or contact support.