Design optimized multiplier hybrid full adder stacked with xor-xnor gate

The 4-bit array multiplier and baugh wooley multiplier which one is good multiplier and low power consumption l compare the parameter analysis like delay,area,power [login to view URL] then design a vlsi physical design like import,floorplaning, placement,clock tree synthesis ,routing ,and finally implemented nexys4ddr board implemented.