hi,
I am a senior digital design engineer,
I have a wide knowledge of digital design in ASIC and FPGA using both VHDL and Verilog.
I am using Vivado, ISE and Quartise.
I will provide you a professional report about your project with citation and scientific formatting.
Please contact me to know more about your needs.
Regards,
moaaz.