Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Extract class inheritance information from SystemVerilog files #260

Merged
merged 2 commits into from
Mar 7, 2015
Merged

Extract class inheritance information from SystemVerilog files #260

merged 2 commits into from
Mar 7, 2015

Conversation

vhda
Copy link
Contributor

@vhda vhda commented Mar 7, 2015

This set of patches introduces inheritance extraction and improves the support for virtual functions declaration.

vhda added a commit that referenced this pull request Mar 7, 2015
@vhda
Merge pull request #260 from vhda/verilog/inheritance
3085a65 
Extract class inheritance information from SystemVerilog files
@vhda vhda merged commit 3085a65 into universal-ctags:master Mar 7, 2015
@vhda vhda deleted the verilog/inheritance branch May 15, 2015 14:09
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@vhda