🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
-
Updated
Oct 19, 2024 - VHDL
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
Custom 64-bit pipelined RISC processor
Implementation of a 2D Convolution Filter using VHDL for FPGAs.
Dual-core 16-bit RISC processor
Music spectrum analyzer implemented on a 7-series FPGA with novel DSP algorithms written in VHDL to accurately bin piano keys to frequency ranges and display in real-time
The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
8-bit MISC processor with pipelining
My first processor written in HDL language
Mandlebrot fractal engine and native HDMI video pipeline designed in VHDL with a focus on timing analysis and resource utilization
16-bit RISC processor with von Neumann architecture
Add a description, image, and links to the rtl topic page so that developers can more easily learn about it.
To associate your repository with the rtl topic, visit your repo's landing page and select "manage topics."