[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
-
Updated
Mar 30, 2021 - Verilog
[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
Add a description, image, and links to the graphsage topic page so that developers can more easily learn about it.
To associate your repository with the graphsage topic, visit your repo's landing page and select "manage topics."