VHDL hardware description to program an FPGA for a simplified method of image histogram equalization.
-
Notifications
You must be signed in to change notification settings - Fork 0
leonardo-panseri/rl-project-20-21
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Digital circuit design course 2020/2021 final project at Politecnico di Milano
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published