Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add --timing to verilator options #1836

Closed
wants to merge 3 commits into from

Conversation

mguthaus
Copy link
Contributor

@mguthaus mguthaus commented Jun 6, 2023

This allows behavioral SRAM macros to implement hold and setup delays. Otherwise, Verilator would complain and fail that this (or --no-timing) needs to be specified.

mguthaus added 2 commits June 6, 2023 05:48
This allows behavioral SRAM macros to implement hold
and setup delays. Otherwise, Verilator would complain
and fail that this (or --no-timing) needs to be specified.
Changed integer values in Verilog to be valid Verilog
lengths so that verilator passes. Added PDN options
to config.json to replicate PDNgen issue.
Rather than rely on the PDK version of a memory macro
add it locally to replicate problems.
@donn
Copy link
Collaborator

donn commented Jun 13, 2023

Folded into #1837

@donn donn closed this Jun 13, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants