Verilog_Base：
一些Verilog的基础模块库
UART_Bytes_rx_tx：
串口多字节发送&接收模块
-
Notifications
You must be signed in to change notification settings - Fork 0
zhihang-tan/Verilog_IP_Core
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog IP Core
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published