A shared regmap with 2 bus interfaces (I2C and SPI 3wire). Three different clock domains all handled cleanly with an extremely simple bus arbitration.
-
Updated
Oct 25, 2024 - SystemVerilog
#
regmap
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the regmap topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the regmap topic, visit your repo's landing page and select "manage topics."