Skip to content
View pratheepjoe's full-sized avatar

Block or report pratheepjoe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Hw-Sw-Co-Design-for-Cryptography Hw-Sw-Co-Design-for-Cryptography Public

    The objective of this course is to build knowledge and skills necessary for efficient implementations of cryptographic primitives on reconfigurable hardware. The implementation platform will be a f…

    C 7 2

  2. Real-time_Embedded-Systems Real-time_Embedded-Systems Public

    Six Projects from Real-time Embedded Systems

    C 1

  3. Design-of-Corsstalk-Avoidance-CODEC Design-of-Corsstalk-Avoidance-CODEC Public

    Design of Crosstalk Avoidance Coding Schemes

    Verilog

  4. UVMReference UVMReference Public

    Forked from VerificationExcellence/UVMReference

    Reference examples and short projects using UVM Methodology

    SystemVerilog

  5. SystemVerilogReference SystemVerilogReference Public

    Forked from VerificationExcellence/SystemVerilogReference

    training labs and examples

    SystemVerilog

  6. SystemVerilogAssertions SystemVerilogAssertions Public

    Forked from VerificationExcellence/SystemVerilogAssertions

    Examples and reference for System Verilog Assertions

    SystemVerilog