Skip to content

CEGIS loop for exact synthesis of minimal circuits using SAT solvers

Notifications You must be signed in to change notification settings

petersn/sat-synthesis

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

23 Commits
 
 
 
 
 
 
 
 
 
 

About

CEGIS loop for exact synthesis of minimal circuits using SAT solvers

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published