gupta409 / Processor-UVM-Verification Public

Notifications You must be signed in to change notification settings
Fork 33
Star 96

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

96 stars 33 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
Code		Code
Documentation		Documentation
README.md		README.md

Repository files navigation

Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

Documentation:

Please refer to the project report here

Contributions:

Contibuted by @rpjayaraman: The project can be access live on EDA Playground here

About

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

processor verilog systemverilog uvm verilog-hdl systemverilog-simulation

Report repository

Releases

No releases published

Packages

No packages published

Languages