New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

SystemVerilog: `string` data type #838

Open

kroening wants to merge 1 commit into main from verilog_string

Member

kroening commented Nov 21, 2024

This adds 1800-2017 6.16 string.

kroening added the Verilog label

kroening changed the title ~~SystemVerilog: string data type~~ SystemVerilog: string data type

kroening force-pushed the verilog_string branch 5 times, most recently from c242045 to b7f5809 Compare

December 29, 2024 20:06

kroening force-pushed the verilog_string branch 2 times, most recently from 6aa7afa to 02cbb11 Compare

January 3, 2025 13:06


          SystemVerilog: string data type

3fb4d16

This adds 1800-2017 6.16 string.

kroening force-pushed the verilog_string branch from 02cbb11 to 3fb4d16 Compare

January 9, 2025 22:46

kroening marked this pull request as ready for review

January 9, 2025 23:00

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels