Multi-Cycle-CPU-50

VerilogHDL 开发流水线处理器（支持50条指令）

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
ALU.v		ALU.v
CU.v		CU.v
FU.v		FU.v
MUX.v		MUX.v
PC.v		PC.v
PCAdd4.v		PCAdd4.v
README.md		README.md
REG_EX_MEM.v		REG_EX_MEM.v
REG_ID_EX.v		REG_ID_EX.v
REG_IF_ID.v		REG_IF_ID.v
REG_MEM_WB.v		REG_MEM_WB.v
RegisterFile.v		RegisterFile.v
dm_4k.v		dm_4k.v
extend.v		extend.v
if_c_adventure.v		if_c_adventure.v
im_4k.v		im_4k.v
md.v		md.v
mips.v		mips.v
shift.v		shift.v

Provide feedback