Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

FixedIO__Modules with various kinds of probe ports #4105

Merged
merged 13 commits into from
May 30, 2024
Merged

FixedIO__Modules with various kinds of probe ports #4105

Changes from 1 commit
Commits
Show all changes
13 commits
Select commit Hold shift + click to select a range
ba1e1f8
- add probe IOs to FixedIOModuleSpec
mwachs5 May 28, 2024
848107c
make the test actually test something and scalafmt
mwachs5 May 28, 2024
98fddcb
add more tests that also do not work
mwachs5 May 28, 2024
4f7472d
checkpoint which works for Probe-of-Aggregate
mwachs5 May 28, 2024
4c8eac6
getMatchedFields: don't recurse through probes.
dtzSiFive May 29, 2024
39ffaa7
more support for FixedIO
mwachs5 May 29, 2024
3cc327d
change names due to feedback
mwachs5 May 29, 2024
aa8c095
Merge remote-tracking branch 'origin/main' into probes-and-fixedio
mwachs5 May 29, 2024
941e684
cleanup and scalafmt
mwachs5 May 29, 2024
369a100
update scaladoc for FlatIO for probe types
mwachs5 May 29, 2024
5100de8
scalafmt
mwachs5 May 29, 2024
2d70341
add an import for scaladoc...?
mwachs5 May 29, 2024
f99df14
provide full path for scaladoc
mwachs5 May 29, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
provide full path for scaladoc
  • Loading branch information
@mwachs5
mwachs5 committed May 29, 2024
commit f99df1442dc39388e4a325972c70375a13e8f934
6 changes: 2 additions & 4 deletions core/src/main/scala/chisel3/IO.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,15 +1,14 @@
package chisel3

import chisel3.internal.{throwException, Builder}
import chisel3.probe.Probe
import chisel3.experimental.{noPrefix, requireIsChiselType, SourceInfo}
import chisel3.properties.{Class, Property}
import chisel3.reflect.DataMirror.internal.chiselTypeClone
import chisel3.reflect.DataMirror.{hasProbeTypeModifier, specifiedDirectionOf}

object IO {

/** Constructs a port for the current Module
/** Constructs a port for the current Module.
*
* This must wrap the datatype used to set the io field of any Module.
* i.e. All concrete modules must have defined io in this form:
Expand All @@ -21,7 +20,6 @@ object IO {
*
* Also registers a Data as a port, also performing bindings. Cannot be called once ports are
* requested (so that all calls to ports will return the same information).
* Internal API.
*/
def apply[T <: Data](iodef: => T)(implicit sourceInfo: SourceInfo): T = {
val module = Module.currentModule.get // Impossible to fail
Expand Down Expand Up @@ -67,7 +65,7 @@ object IO {

/** The same as [[IO]] except there is no prefix when given a [[Record]] or
* [[Bundle]]. For [[Element]] ([[UInt]], etc.) or [[Vec]] types, this is
* the same as [[IO]]. It is also the same as [[IO]] for [[Probe]] types.
* the same as [[IO]]. It is also the same as [[IO]] for [[chisel3.probe.Probe]] types.
*
* @example {{{
* class MyBundle extends Bundle {
Expand Down
Loading