Hardware Design Engineer I Amaranth HDL l Verilog l Python l FPGAs l RISC-V
-
Micro Electronic Research Lab
- Pakistan
- in/ammar-saleem-80768028a
Pinned Loading
-
rv-thunder
rv-thunder PublicForked from merledu/rv-thunder
RISC-V 32-bit CPU written in amaranth (python-lib)
Python 1
-
merledu/rv-thunder
merledu/rv-thunder PublicRISC-V 32-bit CPU written in amaranth (python-lib)
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.