- 👋 Hi, I’m Rakshith Suresh
- 👀 I’m interested in designing Digital Integrated Circuits and PCBs.
- 🌱 I’m currently learning 3D Modeling and Verilog
- 💞️ I’m looking to collaborate on making a small fan website on Formula1!
- 📫 How to reach me - rakshithsuresh2001@gmail.com
-
BYTEPIXEL
- in/rakshith-suresh-890329258
Pinned Loading
-
-
-
Implementation-and-Performance-Evaluation-of-MANET-under-Network-Attacks
Implementation-and-Performance-Evaluation-of-MANET-under-Network-Attacks PublicC++ 1
-
Single-Port-RAM
Single-Port-RAM PublicA Single Port RAM design and testbench realised using SystemVerilog on EDAPlayground
SystemVerilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.