Skip to content
View RakshithSuresh2001's full-sized avatar

Block or report RakshithSuresh2001

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
RakshithSuresh2001/README.md
  • 👋 Hi, I’m Rakshith Suresh
  • 👀 I’m interested in designing Digital Integrated Circuits and PCBs.
  • 🌱 I’m currently learning 3D Modeling and Verilog
  • 💞️ I’m looking to collaborate on making a small fan website on Formula1!
  • 📫 How to reach me - rakshithsuresh2001@gmail.com

Pinned Loading

  1. Multivibrator Multivibrator Public

    1

  2. USB-C-Power-Supply USB-C-Power-Supply Public

    Using easyEDA Designer and Simulator

    1

  3. Implementation-and-Performance-Evaluation-of-MANET-under-Network-Attacks Implementation-and-Performance-Evaluation-of-MANET-under-Network-Attacks Public

    C++ 1

  4. Single-Port-RAM Single-Port-RAM Public

    A Single Port RAM design and testbench realised using SystemVerilog on EDAPlayground

    SystemVerilog 1

  5. TL-Verilog-Code-using-Makerchip-IDE TL-Verilog-Code-using-Makerchip-IDE Public

    Verilog 1