Skip to content
View OpenEDF's full-sized avatar
🌈
🌈

Block or report OpenEDF

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OpenEDF/README.md

OpenEDF: Open Embedded Development Framework.

OpenEDF logo

πŸŒ„ About OpenEDF

  • Establish a complete set of standards to connect the physical hardware and the application layer.
  • No matter what peripheral it is, you can find the corresponding operation API here.
  • We refuse to do repetitive work, every embedded engineer no longer starts from zero.

πŸ‘¦ About me

  • Microprocessor design
  • Embedded dev, Linux
  • Open-source hardware/software enthusiast
  • Independent photographer
  • Violin beginner
  • Deep-learning beginner

πŸš€ My tools My like

git nodejs css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3 css3

πŸƒβ€β™‚οΈ Doing

  • Implementation of heap management structure and algorithm
  • Run RISC-V (E203 & wujian100 + openc910 + opene906) soft-core on Xilinx A7
  • Github hot map show board
  • Automate work
  • Meditation
  • FPGA for ASIC Design and Verilator
  • Embedded IP and Soc Design
  • Linux-sdio driver & pcie driver
  • RISC-V CPU Macan
  • SystemVerilog
  • Get up early, For yourself
  • 2023/08/27:mhome implement division and multiplication operations

🌏 Contact me

Pinned Loading

  1. openedf openedf Public

    Embedded development framework.

    C 2

  2. verilog-basic verilog-basic Public

    learn the combinational and sequential logic circuit.

    SystemVerilog 10 1