SoC Power Engineer | RTL Design Engineer | Computer Engineering Master Student
Pinned Loading
-
-
-
ama-riscv-sim
ama-riscv-sim PublicInstruction Set Simulator for RISC-V RV32IMC in C++ with C/ASM workloads and Python analysis tools
-
AES-256_hardware_design
AES-256_hardware_design PublicVHDL design of the AES-256 encryption algorithm
-
Cyclone_II_SoPC
Cyclone_II_SoPC PublicVHDL hardware accelerators on Cyclone II FPGA with MCU apps in C for Nios II core
C 3
-
LPC1768_development
LPC1768_development PublicCMSIS-RTOS2, driver development and data acquisition application on NXP LPC1768
C 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.