Pinned Loading
-
-
-
ascon-verilog-sca
ascon-verilog-sca PublicForked from rprimas/ascon-verilog
Verilog Hardware Design of Ascon v1.2 with power side-channel mitigations
SystemVerilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.