by using pybind11 to link python with the cxxrtl backend of yosys, which can handle vhdl (with the ghdl-plugin) and also verilog code.
Prerequisites: yosys with ghdl-plugin and pybind11
Usage:
`make SRC=adder`
`python3 -m sim_adder`
-
Notifications
You must be signed in to change notification settings - Fork 0
michg/pyhdlsim
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|